P.05

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application Serial No
Filing Date July 31, 2003
Inventor
Assignee Micron Technology, Inc.
Group Art Unit
Examiner
Attorney's Docket No
Title: Method and Apparatus for Testing Semiconductor Circuitry for Operability and
Method of Forming Apparatus for Testing Semiconductor Circuitry for Operability

<u>SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT</u>

References - - See attached Form PTO-1449

In compliance with 37 C.F.R. §§ 1.56, 1.97 and 1.98, your attention is directed to the United States patent listed on the attached Form PTO-1449. No admission is made regarding whether the submitted reference is prior art.

Citation of this reference is respectfully requested.

Respectfully submitted,

D. Brent Kenady

Reg. No. 40,045

Customer No. 021567

P. Ø6 Sheet 1 of 1

Form PTO-1	149	US DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE LIST OF ART CITED BY APPLICANT			ATTY, DOCKET NO. MI22-2379 APPLICANT			SERIAL NO. 10/532.273		
(Use several sheets if necessary)					Warren M. Furnworth et al.					
					July 31, 2003			GROUP 2829		
	_			U.S. PATENT DOCUMENTS						
*Examiner fuitial		Oneument Number	Date	Name		Clars	Subclass	Pilin If App	g Date Nopriste	
		5,585,2%2	12/17/96	Wood et al.						
	ΛB	<u>-</u>	·				<u> </u>	ļ	_	
	AC									
	AD								•	
	AE	·								
	AG						ļ	<u> </u>		
	AG		_							
	AI							<u> </u>		
	AJ									
	ΛX			-						
	ΑL									
				FOREIGN PATENT DOCUMENT	3					
		Document Date C				Class	Substitus		lation	
	AM					_		Yes	No	
	AN									
	. ^0	_								
	AP	-								
	_ AQ _		OTHER REFEREN	CES (including Author, Title, Date, I	Perunem Pages, Etc.)		- ×			
	AR					_			-	
ļ	AS									
		· .								
	AT	-			·					
XAMINER			· · · · · · · · · · · · · · · · · · ·	DATE CONSIDERED)					
XAMINER:	initing of the	ulcronen annoldered, wi with next enmounication	nother or not citation is in to applicant.	In conformance with MPTIP 609;	Uraw line through cliat	lon if nul i	a canformana	e and not on	nsidered.	